Designing and Simulation of a Membership Function Generator Circuit in 0.35 µM CMOS

Journal Of Applied Sciences Research, Vol. 8(9), Pages: 1-8, August 2014

8 Pages Posted: 13 Jul 2017

See all articles by Milad Kaboli

Milad Kaboli

Islamic Azad University (IAU)

Date Written: July 21, 2016

Abstract

A CMOS integrated circuit implementation of a programmable membership function generator (MFG) for a fuzzy logic controller (FLC)is presented in this paper. This MFG accepts differential input voltages and generates differential output currents and implements gausian functions with all parameters (slope, position, width and height) independently and continuously adjustable. Higher Power Supply Rejection Ratio is also achieved by the lise of differential structure. Designed circuits to implement these types of membership functions are simulated using HSPICE by level 49 parameters (BSIM3v3) in 0.35μm standard CMOS technology. Power consumption of circuit is about 100µW and the chip occupies an area of 400 µm2 .

Keywords: Fuzzifier; Current Rectifier; Low Power Consumption; Analog; Current Mode; Membership Function; Programmable Current Mirror

Suggested Citation

Kaboli, Milad, Designing and Simulation of a Membership Function Generator Circuit in 0.35 µM CMOS (July 21, 2016). Journal Of Applied Sciences Research, Vol. 8(9), Pages: 1-8, August 2014, Available at SSRN: https://ssrn.com/abstract=2812556

Milad Kaboli (Contact Author)

Islamic Azad University (IAU) ( email )

Hamedan, Iran
Iran
Tehran, Isfahan 461-15655
Iran

Do you have negative results from your research you’d like to share?

Paper statistics

Downloads
36
Abstract Views
277
PlumX Metrics