Parallel RC4 Key Searching System Based on FPGA
International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE), Volume 2, Special Issue 13, March 2016, pp: 5-12
8 Pages Posted: 30 Aug 2017
Date Written: March 28, 2016
Abstract
This paper presents an effective fieldprogrammable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip. Based on the design, a total of 176 RC4 key searching units can be implemented in a single Xilinx XC2VP20-5 FPGA chip. Operating at a 47-MHz clock rate, the design can achieve a key searching speed of 1.07 x 107 keys per second. Breaking a 40-bit RC4 encryption only requires around 28.5 h.
Keywords: Brute-Force Attack, Field Programmable Gate Array (FPGA), RC4 Encryption
Suggested Citation: Suggested Citation