Low-Power High-Speed Hybrid Multiplier Architectures for Image Processing Applications

Lecture Notes in Computational Vision and Biomechanics

Posted: 2 Apr 2019

See all articles by Dr. Saravanakumar U

Dr. Saravanakumar U

Vel Tech University - School of Electrical and Communication

Date Written: January 9, 2019

Abstract

Multipliers play an imperative role in communication, signal and image processing, and embedded ASICs. Generally, multipliers are designed through various steps and they are occupying more area in the hardware, consumes more power, and causes an effect on performance. This paper is aimed to implement low-area and high-speed multiplier using various data compressors in partial product stages and tested for image processing. To suppress the vertical dimension of the partial product stage in multiplier, Sklansky adder is considered for the last stage and five hybrid multiplier architectures (HyMUL1–HyMUL5) have been implemented. For application verification, the two grayscale images are given as the inputs of the proposed multipliers and produce a new image which is an overlap of the two input images. The comparative analysis indicates that the proposed multiplier HyMUL2 consumed less area compared to other multipliers and its speed is also improved. The obtained new overlapped image using proposed multiplier HyMUL2 has high PSNR and low NMED.

Suggested Citation

U, Dr Saravanakumar, Low-Power High-Speed Hybrid Multiplier Architectures for Image Processing Applications (January 9, 2019). Lecture Notes in Computational Vision and Biomechanics, Available at SSRN: https://ssrn.com/abstract=3349659

Dr Saravanakumar U (Contact Author)

Vel Tech University - School of Electrical and Communication ( email )

Chennai
India
9597072632 (Phone)

Do you have negative results from your research you’d like to share?

Paper statistics

Abstract Views
208
PlumX Metrics